# RENESAS

# ICL7660A, ICL7660A CMOS Voltage Converters

The Intersil ICL7660 and ICL7660A are monolithic CMOS power supply circuits which offer unique performance advantages over previously available devices. The ICL7660 performs supply voltage conversions from positive to negative for an input range of +1.5V to +10.0V resulting in complementary output voltages of -1.5V to -10.0V and the ICL7660A does the same conversions with an input range of +1.5V to +12.0V resulting in complementary output voltages of -1.5V to -12.0V. Only 2 noncritical external capacitors are needed for the charge pump and charge reservoir functions. The ICL7660 and ICL7660A can also be connected to

function as voltage doublers and will generate output voltages up to +18.6V with a +10V input.

Contained on the chip are a series DC supply regulator, RC oscillator, voltage level translator, and four output power MOS switches. A unique logic element senses the most negative voltage in the device and ensures that the output N-Channel switch source-substrate junctions are not forward biased. This assures latchup free operation.

The oscillator, when unloaded, oscillates at a nominal frequency of 10kHz for an input supply voltage of 5.0V. This frequency can be lowered by the addition of an external capacitor to the "OSC" terminal, or the oscillator may be overdriven by an external clock.

The "LV" terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage (LV) operation. At medium to high voltages (+3.5V to +10.0V for the ICL7660 and +3.5V to +12.0V for the ICL7660A), the LV pin is left floating to prevent device latchup.

# **Pinouts**



# DATASHEET

FN3072 Rev.7.00 Oct 5, 2010

## Features

- Simple Conversion of +5V Logic Supply to ±5V Supplies
- Simple Voltage Multiplication (V<sub>OUT</sub> = (-) nV<sub>IN</sub>)
- Typical Open Circuit Voltage Conversion Efficiency 99.9%
- Typical Power Efficiency 98%
- Wide Operating Voltage Range
  ICL7660 ......1.5V to 10.0V
  - ICL7660A ...... 1.5V to 12.0V
- ICL7660A 100% Tested at 3V
- Easy to Use Requires Only 2 External Non-Critical Passive Components
- · No External Diode Over Full Temp. and Voltage Range
- Pb-Free Plus Anneal Available (RoHS Compliant)

## Applications

- · On Board Negative Supply for Dynamic RAMs
- + Localized  $\mu \text{Processor}$  (8080 Type) Negative Supplies
- Inexpensive Negative Supplies
- Data Acquisition Systems



# **Ordering Information**

PART NUMBER		TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #		
ICL7660CBA*	7660CBA	0 to 70	8 Ld SOIC (N)	M8.15		
ICL7660CBAZ* (See Note)	7660CBAZ	0 to 70	8 Ld SOIC (N) (Pb-free)	M8.15		
ICL7660CBAZA* (See Note)	7660CBAZ	0 to 70	8 Ld SOIC (N) (Pb-free)	M8.15		
ICL7660CPA	7660CPA	0 to 70	8 Ld PDIP	E8.3		
ICL7660CPAZ (See Note)	7660CPAZ	0 to 70	8 Ld PDIP** (Pb-free)	E8.3		
ICL7660ACBA*	7660ACBA	0 to 70	8 Ld SOIC (N)	M8.15		
ICL7660ACBAZA* (See Note)	7660ACBAZ	0 to 70	8 Ld SOIC (N) (Pb-free)	M8.15		
ICL7660ACPA	7660ACPA	0 to 70	8 Ld PDIP	E8.3		
ICL7660ACPAZ (See Note)	7660ACPAZ	0 to 70	8 Ld PDIP** (Pb-free)	E8.3		
ICL7660AIBA*	7660AIBA	-40 to 85	8 Ld SOIC (N)	M8.15		
ICL7660AIBAZA* (See Note)	7660AIBAZ	-40 to 85	8 Ld SOIC (N) (Pb-free)	M8.15		

\*Add "-T" suffix to part number for tape and reel packaging.

\*\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



#### Absolute Maximum Ratings

Supply Voltage
ICL7660
ICL7660A
LV and OSC Input Voltage0.3V to (V+ +0.3V) for V+ < 5.5V
(Note 2) (V+ -5.5V) to (V+ +0.3V) for V+ > 5.5V
Current into LV (Note 2) $20\mu$ A for V+ > 3.5V
Output Short Duration (V <sub>SUPPLY</sub> $\leq$ 5.5V) Continuous

## **Operating Conditions**

Temperature Range	
ICL7660C, ICL7660AC	0°C to 70°C
ICL7660AI	40°C to 85°C

## **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)	θ <sub>JC</sub> (°C/W)
PDIP Package*	110	N/A
SOIC Package		N/A
Maximum Storage Temperature Range		5°C to 150°C
Maximum Lead Temperature (Soldering, 1	0s)	300°C
(SOIC - Lead Tips Only)		

\*Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

	Unless Othe	erwise Specified			•				1
PARAMETER							CL7660	1	-
	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Supply Current	I+	$R_L = \infty$	-	170	500	-	80	165	μA
Supply Voltage Range - Lo	V <sub>L</sub> +	MIN $\leq$ T_A $\leq$ MAX, R_L = 10k\Omega, LV to GND	1.5	-	3.5	1.5	-	3.5	V
Supply Voltage Range - Hi	V <sub>H</sub> +	$MIN \leq T_{A} \leq MAX, \ R_{L}$ = 10kΩ, LV to Open	3.0	-	10.0	3	-	12	V
Output Source Resistance	R <sub>OUT</sub>	I <sub>OUT</sub> = 20mA, T <sub>A</sub> = 25°C	-	55	100	-	60	100	Ω
		$I_{OUT}$ = 20mA, 0°C $\leq$ T <sub>A</sub> $\leq$ 70°C	-	-	120	-	-	120	Ω
		$I_{OUT}$ = 20mA, -55°C $\leq$ T <sub>A</sub> $\leq$ 125°C	-	-	150	-	-	-	Ω
		$I_{OUT}$ = 20mA, -40°C $\leq$ T <sub>A</sub> $\leq$ 85°C	-	-	-	-	-	120	Ω
		V <sup>+</sup> = 2V, I <sub>OUT</sub> = 3mA, LV to GND $0^{\circ}C \le T_A \le 70^{\circ}C$	-	-	300	-	-	300	Ω
		V+ = 2V, $I_{OUT}$ = 3mA, LV to GND, -55°C $\leq$ T <sub>A</sub> $\leq$ 125°C	-	-	400	-	-	-	Ω
Oscillator Frequency	fosc		-	10	-	-	10	-	kHz
Power Efficiency	P <sub>EF</sub>	$R_L = 5k\Omega$	95	98	-	96	98	-	%
Voltage Conversion Efficiency	V <sub>OUT EF</sub>	$R_L = \infty$	97	99.9	-	99	99.9	-	%
Oscillator Impedance	Z <sub>OSC</sub>	V+ = 2V	-	1.0	-	-	1	-	MΩ
		V = 5V	-	100	-	-	-	-	kΩ
ICL7660A, V+ = 3V, T <sub>A</sub> = 25°C,	OSC = Free r	unning, Test Circuit Figure 11, Unless Othe	erwise S	pecifie	d				
Supply Current (Note 3)	+	V+ = 3V, R <sub>L</sub> = ∞, 25°C	-	-	-	-	26	100	μA
		0°C < T <sub>A</sub> < 70°C	-	-	-	-	-	125	μA
		-40°C < T <sub>A</sub> < 85°C	-	-	-	-	-	125	μA
Output Source Resistance	R <sub>OUT</sub>	V+ = 3V, I <sub>OUT</sub> = 10mA	-	-	-	-	97	150	Ω
		0°C < T <sub>A</sub> < 70°C	-	-	-	-	-	200	Ω
		-40°C < T <sub>A</sub> < 85°C	-	-	-	-	-	200	Ω
Oscillator Frequency (Note 3)	fosc	V+ = 3V (same as 5V conditions)	-	-	-	5.0	8	-	kHz
		0°C < T <sub>A</sub> < 70°C	-	-	-	3.0	-	-	kHz
		-40°C < T <sub>A</sub> < 85°C	-	-	-	3.0	-	-	kHz



Electrical Specifications	ICL7660 and ICL7660A, V+ = 5V, $T_A$ = 25°C, $C_{OSC}$ = 0, Test Circuit Figure 11
	Unless Otherwise Specified (Continued)

			ICL7660			ICL7660A			
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Voltage Conversion Efficiency	V <sub>OUT</sub> EFF	V+ = 3V, R <sub>L</sub> = ∞	-	-	-	99	-	-	%
		$T_{MIN} < T_A < T_{MAX}$	-	-	-	99	-	-	%
Power Efficiency	P <sub>EFF</sub>	V+ = 3V, R <sub>L</sub> = 5kΩ	-	-	-	96	-	-	%
		$T_{MIN} < T_A < T_{MAX}$	-	-	-	95	-	-	%

NOTES:

- 2. Connecting any input terminal to voltages greater than V+ or less than GND may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power up" of the ICL7660, ICL7660A.
- 3. Derate linearly above 50°C by 5.5mW/°C.
- 4. In the test circuit, there is no external capacitor applied to pin 7. However, when the device is plugged into a test socket, there is usually a very small but finite stray capacitance present, of the order of 5pF.
- 5. The Intersil ICL7660A can operate without an external diode over the full temperature and voltage range. This device will function in existing designs which incorporate an external diode with no degradation in overall circuit performance.



# Functional Block Diagram

Typical Performance Curves (Test Circuit of Figure 11)











## Typical Performance Curves (Test Circuit of Figure 11) (Continued)















FIGURE 4. POWER CONVERSION EFFICIENCY AS A FUNCTION OF OSC. FREQUENCY



FIGURE 6. UNLOADED OSCILLATOR FREQUENCY AS A FUNCTION OF TEMPERATURE







## Typical Performance Curves (Test Circuit of Figure 11) (Continued)



NOTE:

6. These curves include in the supply current that current fed directly into the load R<sub>L</sub> from the V+ (See Figure 11). Thus, approximately half the supply current goes directly to the positive side of the load, and the other half, through the ICL7660/ICL7660A, to the negative side of the load. Ideally,  $V_{OUT} \simeq 2V_{IN}$ ,  $I_S \simeq 2I_L$ , so  $V_{IN} \times I_S \simeq V_{OUT} \times I_L$ .



NOTE: For large values of C<sub>OSC</sub> (>1000pF) the values of C<sub>1</sub> and C2 should be increased to  $100\mu$ F. FIGURE 11. ICL7660, ICL7660A TEST CIRCUIT

# **Detailed Description**

The ICL7660 and ICL7660A contain all the necessary circuitry to complete a negative voltage converter, with the exception of 2 external capacitors which may be inexpensive  $10\mu$ F polarized electrolytic types. The mode of operation of the device may be best understood by considering Figure 12, which shows an idealized negative voltage converter. Capacitor C<sub>1</sub> is charged to a voltage, V+, for the half cycle when switches S<sub>1</sub> and S<sub>3</sub> are closed. (Note: Switches S<sub>2</sub> and S<sub>4</sub> are open during this half cycle.) During the second half cycle of operation, switches S<sub>2</sub> and S<sub>4</sub> are closed, with S<sub>1</sub> and S<sub>3</sub> open, thereby shifting capacitor C<sub>1</sub> negatively by V+ volts. Charge is then transferred from C<sub>1</sub> to C<sub>2</sub> such that the voltage on C<sub>2</sub> is exactly V+, assuming ideal switches and no load on C<sub>2</sub>. The ICL7660 approaches this ideal situation more closely than existing non-mechanical circuits.

In the ICL7660 and ICL7660A, the 4 switches of Figure 12 are MOS power switches; S<sub>1</sub> is a P-Channel device and S<sub>2</sub>, S<sub>3</sub> and S<sub>4</sub> are N-Channel devices. The main difficulty with this approach is that in integrating the switches, the substrates of S<sub>3</sub> and S<sub>4</sub> must always remain reverse biased with respect to their sources, but not so much as to degrade their "ON" resistances. In addition, at circuit start-up, and under output short circuit conditions (V<sub>OUT</sub> = V+), the output voltage must be sensed and the substrate bias adjusted accordingly. Failure to accomplish this would result in high power losses and probable device latchup.

This problem is eliminated in the ICL7660 and ICL7660A by a logic network which senses the output voltage (V<sub>OUT</sub>) together with the level translators, and switches the substrates of S<sub>3</sub> and S<sub>4</sub> to the correct level to maintain necessary reverse bias.



The voltage regulator portion of the ICL7660 and ICL7660A is an integral part of the anti-latchup circuitry, however its inherent voltage drop can degrade operation at low voltages. Therefore, to improve low voltage operation the "LV" pin should be connected to GROUND, disabling the regulator. For supply voltages greater than 3.5V the LV terminal must be left open to insure latchup proof operation, and prevent device damage.



FIGURE 12. IDEALIZED NEGATIVE VOLTAGE CONVERTER

# Theoretical Power Efficiency Considerations

In theory a voltage converter can approach 100% efficiency if certain conditions are met.

- 1. The driver circuitry consumes minimal power.
- 2. The output switches have extremely low ON resistance and virtually no offset.
- 3. The impedances of the pump and reservoir capacitors are negligible at the pump frequency.

The ICL7660 and ICL7660A approach these conditions for negative voltage conversion if large values of  $\rm C_1$  and  $\rm C_2$  are used.



FIGURE 13A. CONFIGURATION

#### ENERGY IS LOST ONLY IN THE TRANSFER OF CHARGE BETWEEN CAPACITORS IF A CHANGE IN VOLTAGE OCCURS. The energy lost is defined by:

$$E = \frac{1}{2} C_1 (V_1^2 - V_2^2)$$

where V<sub>1</sub> and V<sub>2</sub> are the voltages on C<sub>1</sub> during the pump and transfer cycles. If the impedances of C<sub>1</sub> and C<sub>2</sub> are relatively high at the pump frequency (refer to Figure 12) compared to the value of R<sub>L</sub>, there will be a substantial difference in the voltages V<sub>1</sub> and V<sub>2</sub>. Therefore it is not only desirable to make C<sub>2</sub> as large as possible to eliminate output voltage ripple, but also to employ a correspondingly large value for C<sub>1</sub> in order to achieve maximum efficiency of operation.

## Do's And Don'ts

- 1. Do not exceed maximum supply voltages.
- 2. Do not connect LV terminal to GROUND for supply voltages greater than 3.5V.
- 3. Do not short circuit the output to V+ supply for supply voltages above 5.5V for extended periods, however, transient conditions including start-up are okay.
- 4. When using polarized capacitors, the + terminal of C<sub>1</sub> must be connected to pin 2 of the ICL7660 and ICL7660A and the + terminal of C<sub>2</sub> must be connected to GROUND.
- 5. If the voltage supply driving the ICL7660 and ICL7660A has a large source impedance ( $25\Omega 30\Omega$ ), then a  $2.2\mu$ F capacitor from pin 8 to ground may be required to limit rate of rise of input voltage to less than  $2V/\mu$ s.
- 6. User should insure that the output (pin 5) does not go more positive than GND (pin 3). Device latch up will occur under these conditions. A 1N914 or similar diode placed in parallel with  $C_2$  will prevent the device from latching up under these conditions. (Anode pin 5, Cathode pin 3).



FIGURE 13B. THEVENIN EQUIVALENT

FIGURE 13. SIMPLE NEGATIVE CONVERTER



FIGURE 16. CASCADING DEVICES FOR INCREASED OUTPUT VOLTAGE

# Typical Applications

## Simple Negative Voltage Converter

The majority of applications will undoubtedly utilize the ICL7660 and ICL7660A for generation of negative supply voltages. Figure 13 shows typical connections to provide a negative supply negative (GND) for supply voltages below 3.5V.

The output characteristics of the circuit in Figure 13A can be approximated by an ideal voltage source in series with a resistance as shown in Figure 13B. The voltage source has a value of -V+. The output impedance ( $R_O$ ) is a function of the ON resistance of the internal MOS switches (shown in Figure 12), the switching frequency, the value of C<sub>1</sub> and C<sub>2</sub>, and the ESR (equivalent series resistance) of C1 and C2. A good first order approximation for  $R_O$  is:

$$R_{O} \cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) + 2(R_{SW2} + R_{SW4} + ESR_{C1}) +$$

$$\begin{split} R_{O} &\cong 2(R_{SW1} + R_{SW3} + ESR_{C1}) + \\ & \frac{1}{(f_{PUMP})(C1)} + ESR_{C2} \\ (f_{PUMP} = \frac{f_{OSC}}{2}, R_{SWX} = \text{MOSFET switch resistance}) \end{split}$$

Combining the four  $\mathsf{R}_{SWX}$  terms as  $\mathsf{R}_{SW}$ , we see that:

$$R_{O}\cong \quad 2\left(R_{SW}\right)+ \quad \frac{1}{\left(f_{PUMP}\right)\left(C1\right)} + 4\left(ESR_{C1}\right) + ESR_{C2}$$

RSW, the total switch resistance, is a function of supply voltage and temperature (See the Output Source Resistance graphs), typically  $23\Omega$  at  $25^{\circ}$ C and 5V. Careful selection of C<sub>1</sub> and C<sub>2</sub> will reduce the remaining terms, minimizing the output impedance. High value capacitors will reduce the  $1/(f_{PUMP} \bullet C_1)$  component, and low ESR capacitors will lower the ESR term. Increasing the oscillator frequency will reduce the  $1/(f_{PUMP} \bullet C_1)$  term, but may have the side effect of a net increase in output impedance when C<sub>1</sub> > 10µF and there is no longer enough time to fully charge the capacitors every cycle.



In a typical application where  $f_{OSC}$  = 10kHz and C = C\_1 = C\_2 = 10 \mu F:

$$R_{O} \cong 2 (23) + \frac{1}{(5 \bullet 10^{3}) (10^{-5})} + 4 (ESR_{C1}) + ESR_{C2}$$

 $R_O \cong 46 + 20 + 5 \text{ (ESR}_C\text{)}$ 

Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low 1/( $f_{PUMP} \cdot C_1$ ) term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as 10 $\Omega$ .

$$R_{O} \cong 2(23) + \frac{1}{(5 \bullet 10^{3})(10^{-5})} + 4(ESR_{C1}) + ESR_{C2}$$

$$R_{O/} \cong 46 + 20 + 5 (ESR_C)$$

Since the ESRs of the capacitors are reflected in the output impedance multiplied by a factor of 5, a high value could potentially swamp out a low  $1/(f_{PUMP} \bullet C_1)$  term, rendering an increase in switching frequency or filter capacitance ineffective. Typical electrolytic capacitors may have ESRs as high as  $10\Omega$ .

## **Output Ripple**

ESR also affects the ripple voltage seen at the output. The total ripple is determined by 2 voltages, A and B, as shown in Figure 14. Segment A is the voltage drop across the ESR of C<sub>2</sub> at the instant it goes from being charged by C<sub>1</sub> (current flow into C<sub>2</sub>) to being discharged through the load (current flowing out of C<sub>2</sub>). The magnitude of this current change is  $2 \cdot I_{OUT}$ , hence the total drop is  $2 \cdot I_{OUT} \cdot eSR_{C2}V$ . Segment B is the voltage change across C<sub>2</sub> during time t<sub>2</sub>, the half of the cycle when C<sub>2</sub> supplies current to the load. The drop at B is  $I_{OUT} \cdot t2/C_2V$ . The peak-to-peak ripple voltage is the sum of these voltage drops:

$$V_{\text{RIPPLE}} \qquad \boxed{\frac{1}{2 (f_{\text{PUMP}}) (\text{C2})}}_{\cong} + 2 (\text{ESR}_{\text{C2}}) \qquad \boxed{I_{\text{OUT}}}$$

Again, a low ESR capacitor will reset in a higher performance output.

### **Paralleling Devices**

Any number of ICL7660 and ICL7660A voltage converters may be paralleled to reduce output resistance. The reservoir capacitor,  $C_2$ , serves all devices while each device requires its own pump capacitor,  $C_1$ . The resultant output resistance would be approximately:

$$R_{OUT} = \frac{R_{OUT} \text{ (of ICL7660/ICL7660A)}}{n \text{ (number of devices)}}$$

## **Cascading Devices**

The ICL7660 and ICL7660A may be cascaded as shown to produced larger negative multiplication of the initial supply voltage. However, due to the finite efficiency of each device, the practical limit is 10 devices for light loads. The output voltage is defined by:

where n is an integer representing the number of devices cascaded. The resulting output resistance would be approximately the weighted sum of the individual ICL7660 and ICL7660A  $R_{OUT}$  values.

#### Changing the ICL7660/ICL7660A Oscillator Frequency

It may be desirable in some applications, due to noise or other considerations, to increase the oscillator frequency. This is achieved by overdriving the oscillator from an external clock, as shown in Figure 17. In order to prevent possible device latchup, a 1k $\Omega$  resistor must be used in series with the clock output. In a situation where the designer has generated the external clock frequency using TTL logic, the addition of a 10k $\Omega$  pullup resistor to V+ supply is required. Note that the pump frequency with external clock frequency. Output transitions occur on the positive-going edge of the clock.



FIGURE 17. EXTERNAL CLOCKING

It is also possible to increase the conversion efficiency of the ICL7660 and ICL7660A at low load levels by lowering the oscillator frequency. This reduces the switching losses, and is shown in Figure 18. However, lowering the oscillator frequency will cause an undesirable increase in the impedance of the pump (C<sub>1</sub>) and reservoir (C<sub>2</sub>) capacitors; this is overcome by increasing the values of C<sub>1</sub> and C<sub>2</sub> by the same factor that the frequency has been reduced. For example, the addition of a 100pF capacitor between pin 7 (OSC) and V+ will lower the oscillator frequency to 1kHz from its nominal frequency of 10kHz (a multiple of 10), and thereby necessitate a corresponding increase in the value of C<sub>1</sub> and C<sub>2</sub> (from 10µF to 100µF).





FIGURE 18. LOWERING OSCILLATOR FREQUENCY

#### Positive Voltage Doubling

The ICL7660 and ICL7660A may be employed to achieve positive voltage doubling using the circuit shown in Figure 19. In this application, the pump inverter switches of the ICL7660 and ICL7660A are used to charge  $C_1$  to a voltage level of V+ - V<sub>F</sub> (where V+ is the supply voltage and V<sub>F</sub> is the forward voltage drop of diode D<sub>1</sub>). On the transfer cycle, the voltage on C<sub>1</sub> plus the supply voltage (V+) is applied through diode D<sub>2</sub> to capacitor C<sub>2</sub>. The voltage thus created on C<sub>2</sub> becomes (2V+) - (2VF) or twice the supply voltage minus the combined forward voltage drops of diodes D<sub>1</sub> and D<sub>2</sub>.

The source impedance of the output (V<sub>OUT</sub>) will depend on the output current, but for V+ = 5V and an output current of 10mA it will be approximately  $60\Omega$ .



FIGURE 19. POSITIVE VOLT DOUBLER

## Combined Negative Voltage Conversion and Positive Supply Doubling

Figure 20 combines the functions shown in Figures 13 and Figure 19 to provide negative voltage conversion and positive voltage doubling simultaneously. This approach would be, for example, suitable for generating +9V and -5V from an existing +5V supply. In this instance capacitors  $C_1$  and  $C_3$  perform the pump and reservoir functions respectively for the generation of the negative voltage, while capacitors  $C_2$  and  $C_4$  are pump and reservoir respectively for the doubled positive voltage. There is a penalty in this configuration which combines both functions, however, in that the source impedances of the generated supplies will be somewhat higher due to the finite impedance of the common charge pump driver at pin 2 of the device.



FIGURE 20. COMBINED NEGATIVE VOLTAGE CONVERTER AND POSITIVE DOUBLER

#### Voltage Splitting

The bidirectional characteristics can also be used to split a higher supply in half, as shown in Figure 21. The combined load will be evenly shared between the two sides. Because the switches share the load in parallel, the output impedance is much lower than in the standard circuits, and higher currents can be drawn from the device. By using this circuit, and then the circuit of Figure 16, +15V can be converted (via +7.5, and -7.5) to a nominal -15V, although with rather high series output resistance (~250 $\Omega$ ).



FIGURE 21. SPLITTING A SUPPLY IN HALF

## Regulated Negative Voltage Supply

In some cases, the output impedance of the ICL7660 and ICL7660A can be a problem, particularly if the load current varies substantially. The circuit of Figure 22 can be used to overcome this by controlling the input voltage, via an ICL7611 low-power CMOS op amp, in such a way as to maintain a nearly constant output voltage. Direct feedback is inadvisable, since the ICL7660s and ICL7660As output does not respond instantaneously to change in input, but only after the switching delay. The circuit shown supplies enough delay to accommodate the ICL7660 and ICL7660A, while maintaining adequate feedback. An increase in pump and storage capacitors is desirable, and the values shown provides an output impedance of less than  $5\Omega$  to a load of 10mA.



#### **Other Applications**

Further information on the operation and use of the ICL7660 and ICL7660A may be found in AN051 "Principals and Applications of the ICL7660 and ICL7660A CMOS Voltage Converter".



FIGURE 22. REGULATING THE OUTPUT VOLTAGE



FIGURE 23. RS232 LEVELS FROM A SINGLE 5V SUPPLY

© Copyright Intersil Americas LLC 1999-2010. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN3072 Rev.7.00 Oct 5, 2010

